

## Refine Search

### Search Results -

Term	Documents
(20 AND 12).PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD.	0
(L20 AND L12).PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD.	0

Database:

US Pre-Grant Publication Full-Text Database  
 US Patents Full-Text Database  
 US OCR Full-Text Database  
 EPO Abstracts Database  
 JPO Abstracts Database  
 Derwent World Patents Index  
 IBM Technical Disclosure Bulletins

Search:

L22

Refine Search

Recall Text



Clear

Interrupt

### Search History

DATE: Wednesday, April 19, 2006   [Printable Copy](#)   [Create Case](#)

<u>Set</u> <u>Name</u>	<u>Query</u>	<u>Hit</u> <u>Count</u>	<u>Set</u> <u>Name</u> result set
side by side			
DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR			
<u>L22</u>	L20 and l12	0	<u>L22</u>
<u>L21</u>	L20 and l9	1	<u>L21</u>
<u>L20</u>	l3 and l6	10	<u>L20</u>
<u>L19</u>	L14 and l13	3	<u>L19</u>
<u>L18</u>	L14 and l12	6	<u>L18</u>
<u>L17</u>	L14 and l11	20	<u>L17</u>
<u>L16</u>	L14 and l10	6	<u>L16</u>
<u>L15</u>	L14 and l9	50	<u>L15</u>
<u>L14</u>	l6 and l2	357	<u>L14</u>
DB=PGPB,USPT; PLUR=YES; OP=OR			
<u>L13</u>	(716/13,14,17 )![CCLS]	1340	<u>L13</u>

<u>L12</u>	(716/10-17)![CCLS]	3497	<u>L12</u>
<u>L11</u>	(712/15-38)[CCLS]	3624	<u>L11</u>
<u>L10</u>	(712/15,35,36)[CCLS]	667	<u>L10</u>
<u>L9</u>	(712/2-300)[CCLS]	12007	<u>L9</u>
<i>DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR</i>			
<u>L8</u>	L7 and digital and analog\$4	1481	<u>L8</u>
<u>L7</u>	L6 and (non near1 volatile ) and microcontroller\$1	2557	<u>L7</u>
<u>L6</u>	( pld or program\$6 near1 field or fpga\$1 or pfga or logic near1 program\$5)	89987	<u>L6</u>
<u>L5</u>	L4 and fpga\$1	10	<u>L5</u>
<u>L4</u>	L2 near10 (configur\$5 or reconfigur\$5)	67	<u>L4</u>
<u>L3</u>	L2 near25 (configur\$5 or reconfigur\$5)	71	<u>L3</u>
<u>L2</u>	(one or single) near4 register near1 write	2167	<u>L2</u>
<i>DB=USPT; PLUR=YES; OP=OR</i>			
<u>L1</u>	6460172.pn.	1	<u>L1</u>

END OF SEARCH HISTORY


[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alt](#)

Welcome United States Patent and Trademark Office

Search Results

[BROWSE](#)[SEARCH](#)[IEEE XPLORE GUIDE](#)

Results for "(((fpga, pld, program\* &lt;near/1&gt; logic\*) &lt;and&gt; (reconfigur\*, configur\*) &lt;and&gt; wr..."

[e-mail](#)

Your search matched 53 of 1340257 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

» Search Options

[View Session History](#)[New Search](#)

» Key

IEEE JNL IEEE Journal or Magazine

IEEE JNL IEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IEEE CNF IEE Conference Proceeding

IEEE STD IEEE Standard

Modify Search

(((fpga, pld, program\* <near/1> logic\*) <and> (reconfigur\*, configur\*) <and> wr...</div>

[Search](#)

☐ Check to search only within this results set

Display Format:

☒

Citation

☐

Citation & Abstract

[view selected items](#)

[Select All](#) [Deselect All](#)

[View](#)

- ☐ 1. **Dynamically inserting, operating, and eliminating thermal sensors of FPGA-based systems**  
Lopez-Buedo, S.; Garrido, J.; Boemo, E.I.;  
[Components and Packaging Technologies, IEEE Transactions on \[see also Components, Packaging Technology, Part A: Packaging Technologies, IEEE Transactions on\]](#)  
Volume 25, Issue 4, Dec. 2002 Page(s):561 - 566  
Digital Object Identifier 10.1109/TCAPT.2002.808011  
[AbstractPlus](#) | [References](#) | Full Text: [PDF](#)(522 KB) IEEE JNL  
[Rights and Permissions](#)
- ☐ 2. **A configuration memory architecture for fast run-time reconfiguration of FPGAs**  
Malik, U.; Diessef, O.;  
[Field Programmable Logic and Applications, 2005. International Conference on](#)  
24-26 Aug. 2005 Page(s):636 - 639  
Digital Object Identifier 10.1109/FPL.2005.1515802  
[AbstractPlus](#) | Full Text: [PDF](#)(164 KB) IEEE CNF  
[Rights and Permissions](#)
- ☐ 3. **A 110 GOPS/W 16-bit multiplier and reconfigurable PLA loop in 90-nm CMOS**  
Hsu, S.K.; Mathew, S.K.; Anders, M.A.; Zeydel, B.R.; Oklobdzija, V.G.; Krishnamurthy, R.K.; Borka  
[Solid-State Circuits, IEEE Journal of](#)  
Volume 41, Issue 1, Jan. 2006 Page(s):256 - 264  
Digital Object Identifier 10.1109/JSSC.2005.859893  
[AbstractPlus](#) | Full Text: [PDF](#)(1064 KB) IEEE JNL  
[Rights and Permissions](#)
- ☐ 4. **A 146-mm/sup 2/ 8-gb multi-level NAND flash memory with 70-nm CMOS technology**  
Hara, T.; Fukuda, K.; Kanazawa, K.; Shibata, N.; Hosono, K.; Maejima, H.; Nakagawa, M.; Abe, T.;  
Takeuchi, Y.; Amemiya, K.; Morooka, M.; Kamei, T.; Nasu, H.; Chi-Ming Wang; Sakurai, K.; Tokiwa  
Maruyama, T.; Yoshikawa, S.; Higashitani, M.; Pham, T.D.; Yupin Fong; Watanabe, T.;  
[Solid-State Circuits, IEEE Journal of](#)  
Volume 41, Issue 1, Jan. 2006 Page(s):161 - 169  
Digital Object Identifier 10.1109/JSSC.2005.859027  
[AbstractPlus](#) | Full Text: [PDF](#)(1368 KB) IEEE JNL  
[Rights and Permissions](#)
- ☐ 5. **An electrically reconfigurable programmable logic array using a CMOS/DMOS technology**  
Fong, E.; Converse, M.; Denham, P.;  
[Solid-State Circuits, IEEE Journal of](#)

http://ieeexplore.ieee.org/search/searchresult.jsp?query1=&scope1=metadata&op1=and&que... 4/19/06

Volume 19, Issue 6, Dec 1984 Page(s):1041 - 1043

[AbstractPlus](#) | Full Text: [PDF](#)(584 KB) | [IEEE JNL](#)

[Rights and Permissions](#)



**6. Bus architecture of a system on a chip with user-configurable system logic**

Winegarden, S.;

[Solid-State Circuits, IEEE Journal of](#)

Volume 35, Issue 3, March 2000 Page(s):425 - 433

Digital Object Identifier 10.1109/4.826825

[AbstractPlus](#) | [References](#) | Full Text: [PDF](#)(280 KB) | [IEEE JNL](#)

[Rights and Permissions](#)



**7. The DAQ system with a RACEway switch for the PHOBOS experiment at RHIC**

Kulinich, P.; Sarin, P.; Sukhanov, A.;

[Nuclear Science, IEEE Transactions on](#)

Volume 49, Issue 5, Part 2, Oct. 2002 Page(s):2455 - 2458

Digital Object Identifier 10.1109/TNS.2002.804729

[AbstractPlus](#) | [References](#) | Full Text: [PDF](#)(266 KB) | [IEEE JNL](#)

[Rights and Permissions](#)



**8. S5: the architecture and development flow of a software configurable processor**

Arnold, J.M.;

[Field-Programmable Technology, 2005. Proceedings, 2005 IEEE International Conference on](#)

11-14 Dec. 2005 Page(s):121 - 128

Digital Object Identifier 10.1109/FPT.2005.1568535

[AbstractPlus](#) | Full Text: [PDF](#)(162 KB) | [IEEE CNF](#)

[Rights and Permissions](#)



**9. Energy management in battery-powered sensor networks with reconfigurable computing no**

Khan, J.; Vemuri, R.;

[Field Programmable Logic and Applications, 2005. International Conference on](#)

24-26 Aug. 2005 Page(s):543 - 546

Digital Object Identifier 10.1109/FPL.2005.1515781

[AbstractPlus](#) | Full Text: [PDF](#)(213 KB) | [IEEE CNF](#)

[Rights and Permissions](#)



**10. Communication synthesis in a multiprocessor environment**

Zissulescu, C.; Kienhuis, B.; Deprettere, E.;

[Field Programmable Logic and Applications, 2005. International Conference on](#)

24-26 Aug. 2005 Page(s):360 - 365

Digital Object Identifier 10.1109/FPL.2005.1515748

[AbstractPlus](#) | Full Text: [PDF](#)(246 KB) | [IEEE CNF](#)

[Rights and Permissions](#)



**11. Trident: an FPGA compiler framework for floating-point algorithms**

Tripp, J.L.; Peterson, K.D.; Ahrens, C.; Poznanovic, J.D.; Gokhale, M.B.;

[Field Programmable Logic and Applications, 2005. International Conference on](#)

24-26 Aug. 2005 Page(s):317 - 322

Digital Object Identifier 10.1109/FPL.2005.1515741

[AbstractPlus](#) | Full Text: [PDF](#)(173 KB) | [IEEE CNF](#)

[Rights and Permissions](#)



**12. Optimization of start-up time and quiescent power consumption of FPGAs**

Schiefer, A.; Kebschull, U.;









[Field Programmable Logic and Applications, 2005. International Conference on](#)

24-26 Aug. 2005 Page(s):551 - 554

Digital Object Identifier 10.1109/FPL.2005.1515783

[AbstractPlus](#) | Full Text: [PDF](#)(111 KB) | [IEEE CNF](#)

[Rights and Permissions](#)

-  **13. Built-in self-test for system-on-chip: a case study**  
Stroud, C.; Sunwoo, J.; Garimella, S.; Harris, J.;  
[Test Conference, 2004. Proceedings. International](#)  
2004 Page(s):837 - 846  
Digital Object Identifier 10.1109/TEST.2004.1387347  
[AbstractPlus](#) | Full Text: [PDF](#)(1024 KB) [IEEE CNF](#)  
[Rights and Permissions](#)
-  **14. What next? A hardware operating system?**  
Groza, V.; Abielmona, R.;  
[Instrumentation and Measurement Technology Conference, 2004. IMTC 04. Proceedings of the 21](#)  
Volume 2, 18-20 May 2004 Page(s):1496 - 1501 Vol.2  
Digital Object Identifier 10.1109/IMTC.2004.1351349  
[AbstractPlus](#) | Full Text: [PDF](#)(526 KB) [IEEE CNF](#)  
[Rights and Permissions](#)
-  **15. Mapping applications to an FPFA tile [field programmable function array]**  
Rosien, M.A.J.; Yuanqing Guo; Smit, G.J.M.; Krol, T.;  
[Design, Automation and Test in Europe Conference and Exhibition, 2003](#)  
2003 Page(s):1124 - 1125  
Digital Object Identifier 10.1109/DATE.2003.1253764  
[AbstractPlus](#) | Full Text: [PDF](#)(268 KB) [IEEE CNF](#)  
[Rights and Permissions](#)
-  **16. DAQ system with RACEway switch for PHOBOS experiment at RHIC**  
Kulinich, P.; Sarin, P.; Sukhanov, A.;  
[Nuclear Science Symposium Conference Record, 2001. IEEE](#)  
Volume 1, 4-10 Nov. 2001 Page(s):81 - 84 vol.1  
[AbstractPlus](#) | Full Text: [PDF](#)(307 KB) [IEEE CNF](#)  
[Rights and Permissions](#)
-  **17. A representation of network node QoS control policies using rule-based building blocks**  
Kanada, Y.;  
[Quality of Service, 2000. IWQOS, 2000 Eighth International Workshop on](#)  
5-7 June 2000 Page(s):161 - 163  
Digital Object Identifier 10.1109/IWQOS.2000.847948  
[AbstractPlus](#) | Full Text: [PDF](#)(360 KB) [IEEE CNF](#)  
[Rights and Permissions](#)
-  **18. Towards the realistic "virtual hardware"**  
Shibata, Y.; Miyazaki, H.; Xiao-Ping Ling; Amano, H.;  
[Innovative Architecture for Future Generation High-Performance Processors and Systems, 1997](#)  
22-24 Oct. 1997 Page(s):50 - 55  
Digital Object Identifier 10.1109/IWIA.1997.670407  
[AbstractPlus](#) | Full Text: [PDF](#)(768 KB) [IEEE CNF](#)  
[Rights and Permissions](#)
-  **19. SOP: a reconfigurable massively parallel system and its control-data-flow based compiling**  
Yamauchi, T.; Nakaya, S.; Kajihara, N.;  
[FPGAs for Custom Computing Machines, 1996. Proceedings. IEEE Symposium on](#)  
17-19 April 1996 Page(s):148 - 156  
Digital Object Identifier 10.1109/FPGA.1996.564793  
[AbstractPlus](#) | Full Text: [PDF](#)(716 KB) [IEEE CNF](#)  
[Rights and Permissions](#)
-  **20. Variable length chromosome GA for evolvable hardware**

Kajitani, I.; Hoshino, T.; Iwata, M.; Higuchi, T.;

Evolutionary Computation, 1996. Proceedings of IEEE International Conference on  
20-22 May 1996 Page(s):443 - 447

Digital Object Identifier 10.1109/ICEC.1996.542405

[AbstractPlus](#) | Full Text: [PDF](#)(424 KB) [IEEE CNF](#)

[Rights and Permissions](#)



**21. A low power programmable logic device reconfigurable for 3.3 V or 5.0 V operation during a**

McClintock, C.; Leong, W.; Randhawa, H.; Watson, J.;

Custom Integrated Circuits Conference, 1994. Proceedings of the IEEE 1994

1-4 May 1994 Page(s):177 - 180

Digital Object Identifier 10.1109/CICC.1994.379742

[AbstractPlus](#) | Full Text: [PDF](#)(224 KB) [IEEE CNF](#)

[Rights and Permissions](#)



**22. Placement and routing for FPGA architectures supporting wide shallow memories**

Oldridge, S.W.; Wilton, S.J.E.;

Field-Programmable Technology (FPT), 2003. Proceedings, 2003 IEEE International Conference on

15-17 Dec. 2003 Page(s):154 - 161

Digital Object Identifier 10.1109/FPT.2003.1275743

[AbstractPlus](#) | Full Text: [PDF](#)(513 KB) [IEEE CNF](#)

[Rights and Permissions](#)



**23. Scheduling and partitioning ANSI-C programs onto multi-FPGA CCM architectures**

Peterson, J.B.; O'Connor, R.B.; Athanas, P.M.;

FPGAs for Custom Computing Machines, 1996. Proceedings, IEEE Symposium on

17-19 April 1996 Page(s):178 - 187

Digital Object Identifier 10.1109/FPGA.1996.564821

[AbstractPlus](#) | Full Text: [PDF](#)(848 KB) [IEEE CNF](#)

[Rights and Permissions](#)



**24. Time domain numerical simulation for transient waves on reconfigurable coprocessor platform**

He, C.; Zhao, W.; Lu, M.;

Field-Programmable Custom Computing Machines, 2005. FCCM 2005. 13th Annual IEEE Symposium on

18-20 April 2005 Page(s):127 - 136

Digital Object Identifier 10.1109/FCCM.2005.65

[AbstractPlus](#) | Full Text: [PDF](#)(304 KB) [IEEE CNF](#)

[Rights and Permissions](#)



**25. Reconfigurable readback-signal generator based on a field-programmable gate array**

Jinghuan Chen; Jaekyun Moon; Bazargan, K.;

Magnetics, IEEE Transactions on

Volume 40, Issue 3, May 2004 Page(s):1744 - 1750

Digital Object Identifier 10.1109/TMAG.2004.826913

[AbstractPlus](#) | Full Text: [PDF](#)(272 KB) [IEEE JNL](#)

[Rights and Permissions](#)

[View](#)

[Help](#) [Contact Us](#) [Privacy](#)

© Copyright 2006 IEEE

indexed by  
**Inspection**


[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alt](#)

Welcome United States Patent and Trademark Office

Search Results

[BROWSE](#)[SEARCH](#)[IEEE XPLORE GUIDE](#)

Results for "(((fpga, pld, program\* &lt;near/1&gt; logic\*) &lt;and&gt; (reconfigur\*, configur\*) &lt;and&gt; writ\*))\*"

☒ e-mail

Your search matched 53 of 1340257 documents.

A maximum of 53 results are displayed, 25 to a page, sorted by Relevance in Descending order.

» Search Options

[View Session History](#)[New Search](#)

» Key

IEEE JNL IEEE Journal or Magazine

IEEE JNL IEEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IEEE CNF IEEE Conference Proceeding

IEEE STD IEEE Standard

Modify Search

(((fpga, pld, program\* &lt;near/1&gt; logic\*) &lt;and&gt; (reconfigur\*, configur\*) &lt;and&gt; writ\*))\*

[Search](#)☐ Check to search only within this results set

Display Format:



Citation



Citation &amp; Abstract

[view selected items](#)[Select All](#) [Deselect All](#)[View](#)

- ☐ **26. A reconfigurable FPGA-based readback signal generator for hard-drive read channel simula**  
 Jinghuan Chen; Jaekyun Moon; Bazargan, K.;  
[Design Automation Conference, 2002. Proceedings. 39th](#)  
 10-14 June 2002 Page(s):349 - 354  
 Digital Object Identifier 10.1109/DAC.2002.1012648  
[AbstractPlus](#) | Full Text: [PDF](#)(762 KB) IEEE CNF  
[Rights and Permissions](#)
- ☐ **27. Stream-oriented FPGA computing in the Streams-C high level language**  
 Gokhale, M.; Stone, J.; Arnold, J.; Kalinowski, M.;  
[Field-Programmable Custom Computing Machines, 2000 IEEE Symposium on](#)  
 17-19 April 2000 Page(s):49 - 56  
 Digital Object Identifier 10.1109/FPGA.2000.903392  
[AbstractPlus](#) | Full Text: [PDF](#)(544 KB) IEEE CNF  
[Rights and Permissions](#)
- ☐ **28. Automatic synthesis of data storage and control structures for FPGA-based computing engi**  
 Diniz, P.; Park, J.;  
[Field-Programmable Custom Computing Machines, 2000 IEEE Symposium on](#)  
 17-19 April 2000 Page(s):91 - 100  
 Digital Object Identifier 10.1109/FPGA.2000.903396  
[AbstractPlus](#) | Full Text: [PDF](#)(876 KB) IEEE CNF  
[Rights and Permissions](#)
- ☐ **29. Testing the configurability of dynamic FPGAs**  
 Park, N.; Ruiwale, S.J.; Lombardi, F.;  
[Defect and Fault Tolerance in VLSI Systems, 2000. Proceedings. IEEE International Symposium on](#)  
 25-27 Oct. 2000 Page(s):311 - 319  
 Digital Object Identifier 10.1109/DFTVS.2000.887171  
[AbstractPlus](#) | Full Text: [PDF](#)(464 KB) IEEE CNF  
[Rights and Permissions](#)
- ☐ **30. The Splash 2 software environment**  
 Arnold, J.M.;  
[FPGAs for Custom Computing Machines, 1993. Proceedings. IEEE Workshop on](#)  
 5-7 April 1993 Page(s):88 - 93  
 Digital Object Identifier 10.1109/FPGA.1993.279475

[AbstractPlus](#) | Full Text: [PDF](#)(436 KB) [IEEE CNF](#)  
[Rights and Permissions](#)

- ☐ **31. Hw-Sw codesign of a flexible neural controller through a FPGA-based neural network progr**  
 Pasero, E.; Perri, M.;  
[Neural Networks, 2004. Proceedings. 2004 IEEE International Joint Conference on](#)  
 Volume 4, 25-29 July 2004 Page(s):3161 - 3165 vol.4  
 Digital Object Identifier 10.1109/IJCNN.2004.1381180  
[AbstractPlus](#) | Full Text: [PDF](#)(624 KB) [IEEE CNF](#)  
[Rights and Permissions](#)
- ☐ **32. Reconfigurable pipelined 2-D convolvers for fast digital signal processing**  
 Bosi, B.; Bois, G.; Savaria, Y.;  
[Very Large Scale Integration \(VLSI\) Systems, IEEE Transactions on](#)  
 Volume 7, Issue 3, Sept. 1999 Page(s):299 - 308  
 Digital Object Identifier 10.1109/92.784091  
[AbstractPlus](#) | [References](#) | Full Text: [PDF](#)(588 KB) [IEEE JNL](#)  
[Rights and Permissions](#)
- ☐ **33. Overlapping memory operations with circuit evaluation in reconfigurable computing**  
 Ben-Asher, Y.; Citron, D.; Haber, G.;  
[Parallel and Distributed Processing Symposium, 2004. Proceedings. 18th International](#)  
 26-30 April 2004 Page(s):148  
 Digital Object Identifier 10.1109/IPDPS.2004.1303133  
[AbstractPlus](#) | Full Text: [PDF](#)(1464 KB) [IEEE CNF](#)  
[Rights and Permissions](#)
- ☐ **34. A system level implementation of Rijndael on a memory-slot based FPGA card**  
 Tong, D.K.Y.; Pui Sze Lo; Kin Hong Lee; Leong, P.H.W.;  
[Field-Programmable Technology, 2002. \(FPT\). Proceedings. 2002 IEEE International Conference](#)  
 16-18 Dec. 2002 Page(s):102 - 109  
[AbstractPlus](#) | Full Text: [PDF](#)(522 KB) [IEEE CNF](#)  
[Rights and Permissions](#)
- ☐ **35. A novel FPGA architecture supporting wide shallow memories**  
 Oldridge, S.W.; Wilton, S.J.E.;  
[Custom Integrated Circuits, 2001. IEEE Conference on](#)  
 6-9 May 2001 Page(s):75 - 78  
 Digital Object Identifier 10.1109/CICC.2001.929727  
[AbstractPlus](#) | Full Text: [PDF](#)(404 KB) [IEEE CNF](#)  
[Rights and Permissions](#)
- ☐ **36. FPGA-based SVPWM trigger generator for a 3 $\phi$  voltage source inverter**  
 Moreira, C.S.; Freire, R.C.S.; Melcher, E.U.K.; Deep, G.S.; Catunda, S.Y.C.; Alves, R.N.C.;  
[Instrumentation and Measurement Technology Conference, 2000. IMTC 2000. Proceedings of the](#)  
 Volume 1, 1-4 May 2000 Page(s):174 - 178 vol.1  
 Digital Object Identifier 10.1109/IMTC.2000.846849  
[AbstractPlus](#) | Full Text: [PDF](#)(368 KB) [IEEE CNF](#)  
[Rights and Permissions](#)
- ☐ **37. Creating applications in RCADE**  
 Hazelwood, K.; Ligon, W.B., III; Monn, G.; Pothen, N.; Sass, R.; Stanzione, D.; Underwood, K.D.;  
[Aerospace Conference, 1999. Proceedings. 1999 IEEE](#)  
 Volume 2, 6-13 March 1999 Page(s):337 - 349 vol.2  
 Digital Object Identifier 10.1109/AERO.1999.793180  
[AbstractPlus](#) | Full Text: [PDF](#)(1536 KB) [IEEE CNF](#)  
[Rights and Permissions](#)



- ☐ **38. Communications scheduling for concurrent processes on reconfigurable computers**  
 Gokhale, M.; Ahrens, C.; Frigo, J.; Wolinski, C.;  
[Field-Programmable Custom Computing Machines, 2004. FCCM 2004. 12th Annual IEEE Symposium](#)  
 20-23 April 2004 Page(s):186 - 193  
 Digital Object Identifier 10.1109/FCCM.2004.22  
[AbstractPlus](#) | Full Text: [PDF](#)(168 KB) [IEEE CNF](#)  
[Rights and Permissions](#)
- ☐ **39. One-Step Compilation of Image Processing Applications to FPGAs**  
 Bohm, A.P.W.; Draper, B.; Najjar, W.; Hammes, J.; Rinker, R.; Chawathe, M.; Ross, C.;  
[Field-Programmable Custom Computing Machines, 2001. FCCM '01. The 9th Annual IEEE Symposium](#)  
 2001 Page(s):209 - 218  
[AbstractPlus](#) | Full Text: [PDF](#)(640 KB) [IEEE CNF](#)  
[Rights and Permissions](#)
- ☐ **40. FPGA computing in a data parallel C**  
 Gokhale, M.; Minnich, R.;  
[FPGAs for Custom Computing Machines, 1993. Proceedings. IEEE Workshop on](#)  
 5-7 April 1993 Page(s):94 - 101  
 Digital Object Identifier 10.1109/FPGA.1993.279474  
[AbstractPlus](#) | Full Text: [PDF](#)(496 KB) [IEEE CNF](#)  
[Rights and Permissions](#)
- ☐ **41. Real-time robot drive control with PM-synchronous motors using a DSP-based computer system**  
 Birou, I.; Imecs, M.;  
[Power Electronics and Motion Control Conference, 2000. Proceedings. PEMC 2000. The Third International](#)  
 Volume 3, 15-18 Aug. 2000 Page(s):1290 - 1295 vol.3  
 Digital Object Identifier 10.1109/IPEMC.2000.883029  
[AbstractPlus](#) | Full Text: [PDF](#)(308 KB) [IEEE CNF](#)  
[Rights and Permissions](#)
- ☐ **42. A fault tolerant hardware based file system manager for solid state mass memory**  
 Cardarilli, G.C.; Ottavi, M.; Pontarelli, S.; Re, M.; Salsano, A.;  
[Circuits and Systems, 2003. ISCAS '03. Proceedings of the 2003 International Symposium on](#)  
 Volume 5, 25-28 May 2003 Page(s):V-649 - V-652 vol.5  
 Digital Object Identifier 10.1109/ISCAS.2003.1206396  
[AbstractPlus](#) | Full Text: [PDF](#)(396 KB) [IEEE CNF](#)  
[Rights and Permissions](#)
- ☐ **43. Performance estimators for hardware/software co-design**  
 Theriault, L.; Auder, D.; Savaria, Y.;  
[Circuits and Systems, 2001. ISCAS 2001. The 2001 IEEE International Symposium on](#)  
 Volume 5, 6-9 May 2001 Page(s):17 - 20 vol. 5  
 Digital Object Identifier 10.1109/ISCAS.2001.921973  
[AbstractPlus](#) | Full Text: [PDF](#)(328 KB) [IEEE CNF](#)  
[Rights and Permissions](#)
- ☐ **44. Parallelizing applications into silicon**  
 Babb, J.; Rinard, M.; Moritz, C.A.; Lee, W.; Frank, M.; Barua, R.; Amarasinghe, S.;  
[Field-Programmable Custom Computing Machines, 1999. FCCM '99. Proceedings. Seventh Annual](#)  
 21-23 April 1999 Page(s):70 - 80  
 Digital Object Identifier 10.1109/FPGA.1999.803669  
[AbstractPlus](#) | Full Text: [PDF](#)(248 KB) [IEEE CNF](#)  
[Rights and Permissions](#)
- ☐ **45. Incremental routing in FPGAs**  
 Emmert, J.M.; Bhatia, D.;  
[ASIC Conference 1998. Proceedings. Eleventh Annual IEEE International](#)  
 13-16 Sept. 1998 Page(s):217 - 221

Digital Object Identifier 10.1109/ASIC.1998.722907

[AbstractPlus](#) | Full Text: [PDF](#)(448 KB) IEEE CNF

[Rights and Permissions](#)



#### 46. Compiling to the gate level for a reconfigurable co-processor

Wu, D.; Forward, K.;

[FPGAs for Custom Computing Machines, 1994. Proceedings. IEEE Workshop on](#)  
10-13 April 1994 Page(s):147 - 154

Digital Object Identifier 10.1109/FPGA.1994.315607

[AbstractPlus](#) | Full Text: [PDF](#)(548 KB) IEEE CNF

[Rights and Permissions](#)



#### 47. CODACS Prototype: A Platform-Processor for CHIARA Programs

Verdoscia, L.;

[Parallel and Distributed Processing Symposium, 2005. Proceedings. 19th IEEE International](#)  
04-08 April 2005 Page(s):255a - 255a

Digital Object Identifier 10.1109/IPDPS.2005.138

[AbstractPlus](#) | Full Text: [PDF](#)(416 KB) IEEE CNF

[Rights and Permissions](#)



#### 48. Reconfigurable hardware as shared resource for parallel threads

Haug, G.; Rosenstiel, W.;

[FPGAs for Custom Computing Machines, 1998. Proceedings. IEEE Symposium on](#)  
15-17 April 1998 Page(s):320 - 321

Digital Object Identifier 10.1109/FPGA.1998.707935

[AbstractPlus](#) | Full Text: [PDF](#)(104 KB) IEEE CNF

[Rights and Permissions](#)



#### 49. Expression synthesis in process networks generated by LAURA

Zissulescu, C.; Kienhuis, B.; Deprettere, E.;

[Application-Specific Systems Architecture Processors, 2005. ASAP 2005. 16th IEEE International](#)  
23-25 July 2005 Page(s):15 - 21

Digital Object Identifier 10.1109/ASAP.2005.34

[AbstractPlus](#) | Full Text: [PDF](#)(384 KB) IEEE CNF

[Rights and Permissions](#)



#### 50. System design using Khan process networks: the Compaan/Laura approach

Stefanov, T.; Zissulescu, C.; Turjan, A.; Kienhuis, B.; Deprettere, E.;

[Design, Automation and Test in Europe Conference and Exhibition, 2004. Proceedings](#)  
Volume 1, 16-20 Feb. 2004 Page(s):340 - 345 Vol.1

Digital Object Identifier 10.1109/DATE.2004.1268870

[AbstractPlus](#) | Full Text: [PDF](#)(312 KB) IEEE CNF

[Rights and Permissions](#)

[View](#)

[Help](#) [Contact Us](#) [Privacy](#)

© Copyright 2006 IEEE

indexed by  
**Inspec**


[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [All](#)

Welcome United States Patent and Trademark Office

Search Results

[BROWSE](#)[SEARCH](#)[IEEE XPLORE GUIDE](#)

Results for "(((fpga, pld, program\* &lt;near/1&gt; logic\*) &lt;and&gt; (reconfigur\*, configur\*) &lt;and&gt; wr..."

[e-mail](#)

Your search matched 53 of 1340257 documents.

A maximum of 53 results are displayed, 25 to a page, sorted by **Relevance** in **Descending** order.

» Search Options

[View Session History](#)[New Search](#)

Modify Search

(((fpga, pld, program\* &lt;near/1&gt; logic\*) &lt;and&gt; (reconfigur\*, configur\*) &lt;and&gt; wr...&lt;img alt="Search button" data-bbox="758 252 832 267"/&gt;

☐ Check to search only within this results setDisplay Format: ☒ Citation ☐ Citation & Abstract

» Key

IEEE JNL IEEE Journal or Magazine

IEEE JNL IEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IEEE CNF IEE Conference Proceeding

IEEE STD IEEE Standard

[view selected items](#)[Select All](#) [Deselect All](#)[View](#)

- ☐ **51. Specification and integration of software and reconfigurable hardware using Hardware Join**  
Hopf, J.; Kearney, D.;  
[Field-Programmable Technology \(FPT\), 2003. Proceedings. 2003 IEEE International Conference on](#)  
15-17 Dec. 2003 Page(s):379 - 382  
Digital Object Identifier 10.1109/FPT.2003.1275781  
[AbstractPlus](#) | Full Text: [PDF](#)(312 KB) IEEE CNF  
[Rights and Permissions](#)
- ☐ **52. Congruential sieves on reconfigurable computer**  
Wake, H.A.; Buell, D.A.;  
[Field-Programmable Custom Computing Machines, 2003. FCCM 2003. 11th Annual IEEE Symposi](#)  
9-11 April 2003 Page(s):11 - 18  
[AbstractPlus](#) | Full Text: [PDF](#)(352 KB) IEEE CNF  
[Rights and Permissions](#)
- ☐ **53. The Logic Description Generator**  
Gokhale, M.B.; Kopser, A.; Lucas, S.P.; Minnich, R.G.;  
[Application Specific Array Processors, 1990. Proceedings of the International Conference on](#)  
5-7 Sept. 1990 Page(s):111 - 120  
Digital Object Identifier 10.1109/ASAP.1990.145448  
[AbstractPlus](#) | Full Text: [PDF](#)(336 KB) IEEE CNF  
[Rights and Permissions](#)

[View](#)Indexed by  
 Inspec\*[Help](#) [Contact Us](#) [Privacy](#)

© Copyright 2006 IEEE